Introduction
 Recent analog to digital converters with the successive approximation (SAR ADC) are popular for high speed, low power operation, and accuracy.
 SAR ADC demands a precise internal digital to analog converter (DAC) which is mostly made using capacitors.
 Two design approaches of the Capacitor DAC (CDAC) manufactured in 180 nm SOI technology are presented. The first is 10-bit split CDAC and the second is 8-bit binary-weighted CDAC.
 Post-layout simulation confirm that both CDACs have INL and DNL under the magnitude of the least significant bit without a calibration scheme. 10bit split Capacitor DAC  The split capacitor generally allows low power operation and a small layout area. However, it suffers from low SAR ADC speed.
 The Simulated speed of SAR ADC with 8-bit binary CDAC is 10 MS/s and the split CDAC 250kS/s. No calibration scheme needed for both CDACs.
 Plenty of articles are dedicated to SAR ADC [1], [2] . However, this work describes detailed SAR CDAC design for a pixel detector which is not currently to find in the existing literature. Layout styles are shown.
 Choice of CDAC architecture depends on desired speed, power, and area.
 The binary scaled capacitor array allows low unit capacitance and high speed. However, it needs a larger layout area.
 A common centroid pattern is used in binary-weighted CDAC. However, a common centroid structure increases layout complexity thereby deteriorates linearity.
Layout
 The binary-weighted architecture reaches better INL and DNL, on the other hand, it occupies a large layout area. The overall capacitance can reach a higher value in comparison with the split CDAC.
 The split CDAC approach needs much fewer unit capacitors. However, it suffers from higher INL and DNL in comparison with the binary scaled counterpart. Especially, the split capacitor has to have the proper value. The unit capacitor has to be designed with a higher value in comparison with the binary scaled approach to alleviate INL and DNL.
 The unit capacitor has to be designed with as low capacitance as possible to keep a high speed of SAR ADC. 
